

FIG. 1 PRIOR ART




FIG.2




FIG.3




FIG.4

GENERAL-PURPOSE REGISTER			CONTROL REGISTER		
0	1516	31	0	31	
R0=0	R0H=0	R0L=0	CR0	PSW:processor status word	170
R1	R1H	R1L	CR1	BPSW:back up processor status word	171
R2	R2H	R2L	CR2	PC:program counter	172
			CR3	BPC:back up program counter	173
R62=LINK	R62H	R62L	CR4-CR6	reserved	
R63=SPI	R63H	R63L	CR7	RPT_C:repeat count	174
R63=SPU	R63H	R63L	CR8	RPT_S:repeat start address	175
			CR9	RPT_E:repeat end address	176
			CR10	MOD_S:modulo start address	177
			CR11	MOD_E:modulo end address	178
			CR12-CR14	reserved	
			CR15	EIT_VB:EIT vector base	179
			CR16	INT_S:interrupt status	180
ACCUMULATOR					
0	A0H	31 32	63	A0L	144a
A0				A1L	144b
A1	A1H				

FIG. 5

0	170a		170b		7	8															15
SM	0	0	0	0	IE	RP	MD	0	0	0	0	0	0	0	0	0	0	0	0	0	
16	170c		170d		23	24															31
0	F0	0	F1	0	F2	0	F3	0	F4	0	F5	0	F6	0	F7						
● SM:Stack mode SM=0 Interrupt mode.SPI is used. SM=1 User mode.SPU is used.	● IE:Interrupt enable IE=0 Interrupts are masked. IE=1 Interrupts are accepted.	● RP:Repeat enable RP=0 A block repeat is inactive. RP=1 A block repeat is active.	● MD:Modulo enable MD=0 Modulo addressing is disabled. MD=1 Modulo addressing is enabled.	● F0 :Execution control flag #0 ● F1 :Execution control flag #1 ● F2 :General flag ● F3 :General flag ● F4(S) :Saturation flag ● F5(V) :Overflow flag ● F6(VA) :Accumulated Overflow flag ● F7(C) :Carry/Borrow flag	VA is cleared by a reset interrupt and MVTSYS instruction.																

FIG.6






FIG.7









FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG.16



CCL=000	OTHER THAN BRAT, BRAF	CCR=000	OTHER THAN BRAT, BRAF
CCL=001	BRAT	CCR=001	BRAT
CCL=010	BRAF	CCR=010	BRAF

FM=00	EXECUTABLE IN PARALLEL WITH NO DEPENDENCE BETWEEN INSTRUCTIONS 305 AND 306
FM=01	NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION BY OPERATION UNIT (INSTRUCTION 305 TO L CONTAINER, INSTRUCTION 306 TO R CONTAINER)
FM=10	NOT EXECUTABLE IN PARALLEL WITH DEPENDENCE BETWEEN INSTRUCTIONS 305 AND 306 OR RESTRICTION BY OPERATION UNIT (INSTRUCTION 306 TO R CONTAINER, INSTRUCTION 305 TO L CONTAINER)

FIG. 17




FIG. 18




FIG. 19

BRA #imm:9 ; PC=PC+#imm:9





FIG.20

LDW Ra,@(Rb+) ; Ra=mem(Rb)
Rb=Rb+4



LDW Rx,@(Ry+,Rz) ; Rx=mem(Ry+Rz)
Ry=Ry+4
(Rx=Ra, Ry=Rb, Rz=R ϕ)




FIG.22




FIG.23




FIG.24




FIG.25




FIG.26

iadd ; Integer add

iadd
=96

0 7

TRANSLATION

LDW R61,@(R63+,R0)→ADD R62,R62,R61

0000	opcode	R61	R63	R ϕ	1000	opcode	R62	R62	R61
0 3 4					31 32 35 36				63

EXAMPLE OF 1BYTE → 1 VLIW INSTRUCTION

FIG.27

iload ; Load integer from local variable

iload	vindex
0 7 8	15

R4=-4

R10=base_addr_of_local_variable

TRANSLATION

ADD R50,R ϕ ,#(o || vindex)

1000	opcode	R50	R ϕ	O	1000	O	-	O	vindex
0 3 4				26	31 32 35 36			55 56	63

STW R62,@(R63-,R4)→LDW R62,@(R10,R50)

0000	opcode	R62	R63	R4	1000	opcode	R62	R10	R50
0 3 4					31 32 35 36				63

EXAMPLE OF 2 BYTE → 2 VLIW INSTRUCTION

FIG.28





FIG.29







FIG.32

